Abstract-Low current applications, like neuromorphic circuits, where operating currents can be as low as a few nanoamperes or less, suffer from huge transistor mismatches, resulting in around or less than 1-bit precisions. Recently, a neuromorphic programmable-kernel 2-D convolution chip has been reported where each pixel included two compact calibrated digital-to-analog converters (DACs) of 5-bit resolution, for currents down to picoamperes. Those DACs were based on MOS ladder structures, which although compact require 3 + 1 unit transistors ( is the number of calibration bits). Here, we present a new calibration approach not based on ladders, but on individually calibratable current sources made with MOS transistors of digitally adjustable length, which require only -sized transistors. The scheme includes a translinear circuit-based tuning scheme, which allows us to expand the operating range of the calibrated circuits with graceful precision degradation, over four decades of operating currents. Experimental results are provided for 5-bit resolution DACs operating at 20 nA using two different translinear tuning schemes. Maximum measured precision is 5.05 and 7.15 b, respectively, for the two DAC schemes.
I. INTRODUCTION
O VER THE LAST 20 years, a vast amount of neuromorphic VLSI systems have been reported which usually consist of large arrays of special processing pixels. Since pixel size has to be of reduced size and power consumption, analog design techniques are used with transistors of small size operating with nanoamperes or less. This yields necessarily high mismatch. Although reported neuromorphic VLSI systems have revealed interesting, powerful, and fast information sensing and processing capabilities, they still have not evolved clearly to specific marketable products. One of the main reasons for this is the unavoidable excessive mismatch. For example, a 2.5 m 1.5 m nMOS at 20 nA has a mismatch of (see [4, Fig. 3]) . Defining LSB as , this yields a precision of b or, to design a 5-bit current source at 20 nA, one needs a 160 m 10 m nMOS [4] .
To keep mismatch low without increasing transistor sizes nor operating currents, the only known solution is calibration. Some researchers have reported calibration techniques based on floating-gate MOS transistors [5] , [6] in standard CMOS processes. However, these techniques require large area and special know-how. Recently, some neuromorphic systems with in-pixel RAM-based calibration techniques have been reported [1] - [3] , [7] , which exploit the use of compact current digital-to-analog converters (DACs) made with calibratable MOS ladder structures [8] . The drawback of this approach is that it uses a one-point calibration principle, which limits the final precision to 3 bits for nano amp currents and practical transistor sizes. In this paper, we present another principle with which we have achieved up to 7.15 b.
II. MOS WITH DIGITALLY ADJUSTABLE LENGTH
Previously reported in-pixel RAM-based calibration circuits [1] , [2] were based on the use of MOS ladder structures [8] .
With these structures, we obtained in the past [8] 4.4 bits at 2 A with 16 5 m 5 m nMOS transistors (total active area m ), for the same 0.35-m CMOS technology we are using in the present work.
In this paper, we present a new approach to digitally adjust the equivalent size of a MOS transistor using a more compact circuitry. Fig. 1(a) Fig. 1(b) , using a 4-bit digitally controlled length MOS. (one for , two in parallel for in parallel for ). This way, each segment would be equivalent to a transistor of size . The operation of this circuit is region-independent and can be analyzed by simple transistor series/parallel association [10] . Consequently, the digitally adjustable transistor in Fig. 1 (a) would be equivalent to one of width and digitally adjustable length where and . This transistor can be used as part of a current mirror, 1 as shown in Fig. 1(b) , to provide a calibration current . Fig. 2 shows the simulated stairs of as a function of (using a 4-bit digitally controlled-length MOS) with nA, using unit MOS sizes of 1 m/4 m, and models for a 0.35-m standard CMOS process. Fig. 3(a) shows as function of before calibration, with for each of the 100 simulated Monte Carlo iterations. The mismatch at nA is and at pA is 130%. Using the results in Fig. 2 (for nA), one can compute for each Monte Carlo iteration the optimum value of for minimum spread at . Once setting this optimum set of values for , the resulting as function of is shown in Fig. 3(b) . Now, the mismatch at nA has been reduced to 4% (4.6 b).
From a practical point of view, it is not efficient to follow the previous unit transistor-based sizing strategy, because the number of unit transistors doubles with number of bits. In practice, it is more efficient to use one single transistor for each segment (bit) and adjust its size to have a similar effect. Furthermore, from a statistical point of view, we are not looking for nice uniform staircases, but for a (random) coverage. The maximum step heights will limit the final calibration capability. Therefore, it is important to minimize this maximum possible step height. To do this, we design the nominal stair case with some intentional "down-steps," so that when mismatch introduces random variations the extra redundancy (coverage) compensates for eventual large up-steps. Fig. 4 , for example, shows Monte Carlo simulation results of a 5-bit structure that uses one single transistor per segment and has intentional down-steps. Simulated and fabricated transistor sizes are . Consequently, total active area is now 16.6 m .
III. TRANSLINEAR CIRCUITS FOR TUNING
The calibration technique shown in Fig. 1 requires to recalibrate all circuits when there is a global change in the operating current . In practice, it is desirable to allow a change in the operating current without requiring recalibration. Note that all transistors introduce mismatching and calibration compensates for the combination of all mismatches of all transistors. The mismatch introduced by each transistor is dependent on its operation current and bias conditions. To have calibration less sensitive to bias conditions one should use topologies that change bias conditions for as few transistors as possible. To achieve this, we use tunable translinear circuits, which will allow us to keep fixed bias currents for some transistors, including the digitally controlled-length ones. This is shown in Fig. 5 . The circuitry comprised by broken lines is replicated once per pixel, but the rest is implemented only once at the periphery. Transistors to form a translinear loop, thus . Local current is mirrored from the peripheral global current , through a current mirror with a local digitally-controlled-length MOS. To achieve a factor-2 calibration range, we include two transistors in series for this current mirror output. One of fixed size and the other calibratable. Consequently, and With this circuit, one can maintain (after calibration) constant currents (and ) and , while tuning globally to scale up or down all local currents . 
IV. OPTIMIZING CALIBRATION RANGES
For calibration, the goal is to find the optimal horizontal line that cuts through all stairs and produces the minimum dispersion among all stairs. Note in Fig. 4(b) points "A" (top value of left side) and "B" (bottom of right side). If B is below A, the maximum dispersion after calibration will be high, because there will be no horizontal line cutting all stairs. If A is below B, it is possible to find for each stair a value close enough to the desired horizontal line cutting all stairs. For optimum calibration it is desired that A be close to B, so that final calibration words may spread over the whole range. The resulting relative position of points A and B depends on the resulting mismatch distribution of the array and the resulting process corner of the sample. One can design the nominal case to have A as close as possible to B, but then many fabricated samples will result with A higher than B, yielding poor calibration capability. On the other hand, if one designs the nominal case for A conservatively lower than B, then many samples will not take advantage of all of their bits for calibration, resulting in reduced calibration capability. Consequently, in practice, it will be desirable to be capable to adjust the relative positions of points A and B electronically. For this, we have implemented two different global optimization strategies.
In the first strategy, shown in Fig. 6 , two digitally controlledlength transistors are used. One of them is adjusted locally, as in Fig. 5 , but the other is adjusted globally. Thus, all gates of its transistor segments [see Fig. 1(a) ] are shared by all pixels and controlled from the periphery. As a result, . Fig. 7 shows the resulting simulated staircases for three different values of global control word . For one extreme [ , as in Fig. 7(a) ], A is above B, and the array has very poor calibration capability. For the other extreme [ , as in Fig. 7(c)] , A is at the bottom and the horizontal lines cut only a reduced range of the stairs, thus reducing significantly the available number of bits for calibration. The optimum solution is an intermediate one, in this case as in Fig. 7(b) , which sets points A and B to be close. The optimum value of is sample-dependent. Sizing of the extra transistor is not critical but should guarantee proper adjustment of A versus B for all process corners.
The second global optimization strategy is shown in Fig. 8 . Here, the translinear circuit has been replicated twice, so that there are two of such translinear circuits in parallel. One of them uses local calibration through local digital control word . The other is adjusted globally and only the output transistor of its translinear set is replicated once per pixel. This allows for a larger size of this transistor and, consequently, less mismatch. The purpose of the locally calibrated translinear circuit is to compensate for the mismatch at . Fig. 9 shows simulation results for this circuit. In Fig. 9 (a) all peripheral bias currents and were set to 10 nA. The result is A being lower than B and a reduced range for the calibration words. Fig. 9(b) shows the contribution of only the bottom locally adjustable subcircuit ( in Fig. 8 ). Note that, for , the bottom circuit does not add current to . Consequently, in Fig. 9(a) , for , the mismatch is produced only by the upper transistors. Note that this left part of the stairs will be fixed if peripheral currents are maintained fixed. The tuning strategy consists now in scaling peripheral currents until obtaining the optimum situation shown in Fig. 9(c) . In this case, we have set all nA. After finding the optimum calibration words, the resulting operating point can be scaled by adjusting simultaneously only peripheral currents and .
V. EXPERIMENTAL RESULTS
A test prototype microchip was fabricated in a standard 0.35-m CMOS process. Twenty 5-bit current DACs were fabricated. Ten of them used the first calibration range optimization strategy (Fig. 6) , and the other ten used the second one (Fig. 8) . We use the digi-MOS structures of Fig. 1(a) with five transistors of sizes . Power supply was set to V. Each of the first ten DACs uses five replicas of the circuit in Fig. 6 , one for each bit. The nominal output currents of each were adjusted to be binarily scaled. Consequently, at the periphery, we need five groups of current sources and five groups of transistors , one for each bit. However, these five groups of peripheral current sources and transistors are shared by all ten DACs. Each of the second ten DACs uses five replicas of the circuit in Fig. 8 . Again, for each of the ten DACs, the circuitry is replicated five times (one per bit), and the peripheral circuitry (outside broken lines in Fig. 8 ) is shared, per bit, by all ten DACs.
The area of the circuit layout inside broken lines is18 14 m for Fig. 6 and 17 14 m for Fig. 8 , excluding latches. Fig. 10(a) shows the experimentally measured output currents for ten replicas of the circuit in Fig. 6 , when setting . Peripheral bias currents were made equal to nA, and all calibration words were swept simultaneously from 0 to 31. After repeating this measurement for all possible values, the optimum value for corresponds to the situation where the top left value is closest to the bottom right one. This case is shown in Fig. 10(b) . At this point, we can obtain the ten optimum calibration words that render the minimum variation. The maximum output current spread obtained under these circumstances is nA, which corresponds to 5.7%, at a nominal current of nA. If this were the current source controlled by the most significant bit of a current DAC (with 20-nA maximum range), it would limit the DAC precision to b. To verify how calibration degrades when changing bias conditions, we swept in Fig. 6 between 100 pA and 1 A. The maximum current spread among all ten calibrated current sources is shown in the trace with circles in Fig. 11 . The trace with triangles are measurements obtained before calibration ( , for all ). We can see that the ten samples maintain a precision of 4 bits for currents above 3 nA. The horizontal axis is the average of among all ten samples. We also show in Fig. 11 the resulting precision after calibration obtained through simulations, shown with crosses. Note that it is over optimistic, except for the point at which calibration was done (10 nA). The reason is that usually circuit simulators do not model mismatch of slope factor (or gamma). Since the new length-controlled digi-MOS [ Fig. 1(a) ] is sensitive to body-effect, such mismatch affects performance, although it is not detected by most simulators.
In a similar way, Fig. 12 shows the measured precision before and after calibration of ten calibratable and tunable current sources that follow the approach depicted in Fig. 8 . Note that now the mismatch before calibration is less than that in Fig. 11 . This is because now the area used by digitally controlled-length transistor in Fig. 6 is available for transistor in Fig. 8 , which can be made larger. With the structure of Fig. 8 , we obtain a much better precision at the calibration point (8.30 bits at 10 nA), but degrades rapidly, specially for high currents. The precision after calibration obtained by simulation is slightly pessimistic at the calibration point (7.63 bits at 10 nA), but it degrades optimistically as operating current departs from the calibration point (again because mismatch in slope factor (gamma) is not modeled).
Figs. 11 and 12 show the matching precision among ten current sources calibrated at 10 nA. Now we use five of these sources, calibrated at nA, to build a 5-bit current DAC. The matching precision obtained among the ten fabricated DACs is shown in Fig. 13 (for the tuning scheme of Fig. 6 ) and in Fig. 14 (for the tuning scheme of Fig. 8 ). The DACs were calibrated at 16 C, and the figures also illustrate the DACs behavior when temperature is changed between 0 and 40 C. We can see that the effect of temperature is not severe for the lower current range, while for higher currents the DACs are almost insensitive to temperature variations.
VI. CONCLUSION
A new compact calibration scheme for current sources is presented. The approach is illustrated for current sources operating in the nano ampere range. Two tuning schemes are proposed for sweeping the operating range over four decades. The first one achieves less precision at the calibration point but it degrades more gracefully as the operating current is increased (it shows over 4-bit precision for currents larger than 10 nA). The second one achieves higher precision at the calibration point but precision degrades more as current increases (4 bits is achieved only for currents between 8-40 nA). Test prototypes have been fabricated and extensively tested and characterized. As an example application, current DACs of 5-bit resolution and 20-nA range have been fabricated and characterized.
